충남대학교외국학술지지원센터

글로벌메뉴

  • HOME
  • sitemap

주메뉴

저장/메일/인쇄

  • |Home >
  • 저장/메일/인쇄

검색간략리스트

저널기사
DIGITAL PAPERS - A 1.3-Cycle Lock Time, Non-PLL/DLL Clock Multiplier Based on Direct Clock Cycle Interpolation for "Clock on Demand/ / Saeki, T / Institute of Electrical and Electronics Engineers / IEEE journal of solid-state circuits / 1581-1590p. / 2000
항목 :
이메일 : 제목 :

하단메뉴