충남대학교외국학술지지원센터

글로벌메뉴

  • HOME
  • sitemap

주메뉴

저장/메일/인쇄

  • |Home >
  • 저장/메일/인쇄

검색간략리스트

저널기사
PAPERS - VLSI Digital Circuits and Systems - Design-for-Testability Techniques for Detecting Delay Faults in CMOS/BiCMOS Logic Families/ / Raahemifar, K / Institute of Electrical and Electronics Engineers / IEEE transactions on circuits and system / 1279-1290p. / 2000
항목 :
이메일 : 제목 :

하단메뉴